# Single/Dual, Ultra-Fast, ECL-Output Comparators with Latch Enable 


#### Abstract

General Description


The MAX9691/MAX9692/MAX9693 are ultra-fast ECL comparators capable of very short propagation delays. Their design maintains the excellent DC matching characteristics normally found only in slower comparators.
The MAX9691/MAX9692/MAX9693 have differential inputs and complementary outputs that are fully compatible with ECL-logic levels. Output current levels are capable of driving $50 \Omega$ terminated transmission lines. The ultra-fast operation makes signal processing possible at frequencies in excess of 600 MHz .
The MAX9692/MAX9693 feature a latch-enable (LE) function that allows the comparator to be used in a sample-hold mode. When LE is ECL high, the comparator functions normally. When LE is driven ECL low, the outputs are forced to an unambiguous ECL-logic state, dependent on the input conditions at the time of the latch input transition. If the latch-enable function is not used on either of the two comparators, the appropriate LE input must be connected to ground; the companion $\overline{\mathrm{LE}}$ input must be connected to a high ECL logic level.
These devices are available in SO, QSOP, and tiny $\mu \mathrm{MAX}$ packages for added space savings.

## Applications

High-Speed Line Receivers
Peak Detectors
Threshold Detectors
High-Speed Triggers
1.2ns Propagation Delay
Features
100ps Propagation Delay Skew
150ps Dispersion
0.5ns Latch Setup Time
0.5ns Latch-Enable Pulse Width
Available in $\mu$ MAX and QSOP Packages
+5V, -5.2V Power Supplies

## Ordering Information

| PART | TEMP <br> RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX9691EUA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $8 \mu \mathrm{MAX}$ |
| MAX9691ESA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 SO |
| MAX9691EPA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 PDIP |

Ordering Information continued at the end of data sheet.

| PART | COMPARATORS <br> PER PACKAGE | LATCH <br> ENABLE | PIN- <br> PACKAGE |
| :---: | :---: | :---: | :--- |
| MAX9691 | 1 | No | $8 \mu \mathrm{MAX}$, <br> 8 SO, 8 PDIP |
| MAX9692 | 1 | Yes | $10 \mu \mathrm{MAX}$, <br> 16 SO, 16 PDIP |
| MAX9693 | 2 | Yes | 16 QSOP, <br> 16 SO, 16 PDIP |

Pin Configurations appear at end of data sheet.


THE OUTPUTS ARE OPEN EMITTERS, REQUIRING EXTERNAL PULLDOWN RESISTORS. THESE RESISTORS MAY BE IN THE RANGE OF $50 \Omega$ TO $200 \Omega$ CONNECTED TO -2.0V, OR $240 \Omega$ TO $2000 \Omega$ CONNECTED TO -5.2V.

# Single/Dual, Ultra-Fast, ECL-Output Comparators with Latch Enable 

| ABSOLUTE MAXIMUM RATINGS |
| :---: |
| Supply Voltage ( $\mathrm{V} C \mathrm{C})^{\text {) ........................................-0.3V to }+6 \mathrm{~V}}$ |
| Supply Voltage (VEE)..........................................-6V to +0.3 V |
| Input Voltage................................(VCC +0.3 V ) to (VEE - 0.3V) |
| Output Short-Circuit Duration ................................Continuous |
| Differential Input Voltage .............................................. 55 V |
| Latch Enable .........................................(VEE - 0.3V) to +0.3V |
| Output Current ............................................................50mA |
| Input Current ............................................................ $\pm 25 \mathrm{~mA}$ |
| Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ ) |
| 8 -Pin $\mu \mathrm{MAX}$ (derate $4.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $70^{\circ} \mathrm{C}$ )............. 330 mW |
| 8 -Pin SO (derate $5.88 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )..............$~ 471 m W ~$ |


| 8-Pin PDIP (derate $10.53 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) $\ldots \ldots \ldots \ldots . . .842 \mathrm{~mW}$ |  |
| :---: | :---: |
| 10-Pin $\mu$ MAX (derate $5.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ).......... 444 mW |  |
| 10 P M M X (derate 5.6 m ${ }^{\text {c }}$ C abov |  |
| 16 -Pin SO (derate $8.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) |  |
| 16-Pin PDIP (derate $9.09 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) |  |
| Operating Temperature Range .......................... $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Junction Temperature $\qquad$ |  |
|  |  |
| Storage Temperature Range .......................... $-55^{\circ} \mathrm{C}$ to + |  |
|  |  |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(V_{C C}=+5 \mathrm{~V}, \mathrm{~V}_{E E}=-5.2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega\right.$ to $\mathrm{V}_{\mathrm{T}}, \mathrm{V}_{\mathrm{T}}=-2 \mathrm{~V}, \mathrm{LE}=0, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. $)$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | Vos | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -6.5 |  | 6.5 | mV |
|  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | -11.5 |  | +11.5 |  |
| Temperature Coefficient | $\Delta \mathrm{V}$ OS/ $/ \mathrm{T}$ |  |  | 10 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current | Ios | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 0.2 | 5 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 8 |  |
| Input Bias Current | IB | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 6 | 20 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 30 |  |
| Input Voltage Range | VCM | Note 1 | -2.5 |  | +3.0 | V |
| Common-Mode Rejection Ratio | CMRR | $-2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+3.0 \mathrm{~V}$ (Note 1) | 60 | 80 |  | dB |
| Positive Power-Supply Rejection Ratio | +PSRR | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ |  | 60 |  | dB |
| Negative Power-Supply Rejection Ratio | -PSRR | $-5.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{EE}} \leq-4.7 \mathrm{~V}$ |  | 60 |  | dB |
| Open-Loop Gain | AOL | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ |  | 70 |  | dB |
| Differential Input Resistance | RIN | -10 mV < $\mathrm{V}_{\text {IN }}<10 \mathrm{mV}$ |  | 60 |  | k $\Omega$ |
| Differential Input Clamp Voltage |  |  |  | 1.7 |  | V |
| Input Capacitance | CIN |  |  | 3 |  | pF |
| Latch Enable Input Current High | IIH(LE) | $\mathrm{V}_{\mathrm{IH}(\mathrm{LE})}=1.1 \mathrm{~V}$ |  | 60 | 120 | $\mu \mathrm{A}$ |
| Latch Enable Input Current Low | IIL(LE) | $\mathrm{V}_{\text {IL(LE) }}=1.5 \mathrm{~V}$ |  | 0.2 | 10 | $\mu \mathrm{A}$ |
| Latch Enable Logic High Voltage | $\mathrm{V}_{\mathrm{IH}(\mathrm{LE})}$ |  | -1.1 |  |  | V |
| Latch Enable Logic Low Voltage | VIL(LE) |  |  |  | -1.5 | V |
| Logic Output High Voltage | VOH | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ | -1.2 |  | -0.87 | V |
|  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MAX }}$ | -0.99 |  | -0.70 |  |
|  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1.06 |  | -0.76 |  |
| Logic Output Low Voltage | Vol | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ | -1.93 |  | -1.57 | V |
|  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MAX }}$ | -1.89 |  | -1.51 |  |
|  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1.89 |  | -1.55 |  |

# Single/Dual, Ultra-Fast, ECL-Output Comparators with Latch Enable 

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega\right.$ to $\mathrm{V}_{\mathrm{T}}, \mathrm{V}_{\mathrm{T}}=-2 \mathrm{~V}, \mathrm{LE}=0, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. .

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current | IcC | MAX9693 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 34 | 46 | mA |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 50 |  |
|  |  | MAX9691/ MAX9692 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 18 | 26 |  |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 36 |  |

## AC ELECTRICAL CHARACTERISTICS

$\left(V_{C C}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega\right.$ to $\mathrm{V}_{\mathrm{T}}, \mathrm{V}_{\mathrm{T}}=-2 \mathrm{~V}, \mathrm{LE}=0, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. $)$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MAX9691/MAX9692/MAX9693 |  |  |  |  |  |  |
| Propagation Delay (Notes 1, 2) | tpd+, tpd- | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 1.2 | 1.8 | ns |
|  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 2.0 |  |
| Rise/Fall Time | tr, tf | 10\% to 90\% |  | 500 |  | ps |
| Propagation Delay Skew | $\triangle \mathrm{PD}$ |  |  | 100 |  | ps |
| Dispersion | PDSP | Vod from 10 mV to 100 mV |  | 150 |  | ps |
| MAX9692/MAX9693 |  |  |  |  |  |  |
| Latch-Enable Time (Note 1) | TLE( $\pm$ ) | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 1.0 | 1.8 | ns |
|  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 2.0 |  |
| Latch-Enable Pulse Width (Note 1) | $t_{\text {pw (LE) }}$ |  |  | 0.5 | 1.0 | ns |
| Setup Time (Note 1) | $\mathrm{t}_{\text {s }}$ |  |  | 0.5 | 1.0 | ns |
| Hold Time (Note 1) | th |  |  | 0.5 | 1.0 | ns |
| Channel-to-Channel Propagation Match | tPDM | Note 2 (MAX9693 only) |  | 100 |  | ps |

Note 1: Guaranteed by design.
Note 2: $\mathrm{V}_{\mathbb{I N}}=100 \mathrm{mV}, \mathrm{V}_{\mathrm{OD}}=10 \mathrm{mV}$.

## Single/Dual, Ultra-Fast, ECL-Output Comparators with Latch Enable

$\left(\mathrm{V}_{C C}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega\right.$ to $\mathrm{V}_{\mathrm{T}}, \mathrm{V}_{\mathrm{T}}=-2 \mathrm{~V}, \mathrm{~V}_{\mathrm{OD}}=10 \mathrm{mV}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. $)$


# Single/Dual, Ultra-Fast, ECL-Output Comparators with Latch Enable 

Typical Operating Characteristics (continued)

$\left(\mathrm{V}_{C C}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega\right.$ to $\mathrm{V}_{\mathrm{T}}, \mathrm{V}_{\mathrm{T}}=-2 \mathrm{~V}, \mathrm{~V}_{\mathrm{OD}}=10 \mathrm{mV}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. $)$


## Applications Information

## Layout

Because of the MAX9691/MAX9692/MAX9693s' large gain-bandwidth characteristic, special precautions must be taken to use them. A PC board with a ground plane is mandatory. Mount $0.01 \mu \mathrm{~F}$ ceramic decoupling capacitors as close to the power-supply pins as possible, and process the ECL outputs in microstrip fashion, consistent with the load termination of $50 \Omega$ to $200 \Omega$ (for $\mathrm{V}_{T}=-2 \mathrm{~V}$ ). For low-impedance applications, microstrip layout and terminations at the input may also be helpful. Pay close attention to the bandwidth of the decoupling and terminating components. Chip components can be used to minimize lead inductance. Connect GND1 and GND2 together to a solid copper ground


Figure 1. Regenerative Feedback—High-Speed Receiver with $50 \Omega$ Input and Output Termination

plane for the MAX9691/MAX9692. GND1 biases the input gain stages, while GND2 biases the ECL output stage. If the LE function is not used, connect the LE pin to GND (MAX9692/MAX9693) and the complementary $\overline{\mathrm{LE}}$ to ECL logic high level (MAX9693 only). Do not leave the inputs of an unused comparator floating for the MAX9693.

## Input Slew-Rate Requirements

As with all high-speed comparators, the high gainbandwidth product of these devices creates oscillation problems when the input goes through the linear region. For clean switching without oscillation or steps in the output waveform, the input must meet certain minimum slew-rate requirements. The tendency of the part to oscillate is a function of the layout and source impedance of the circuit employed. Poor layout and larger source impedance will increase the minimum slew-rate requirement.
Figure 1 shows a high-speed receiver application with $50 \Omega$ input and output termination. With this configuration, in which a ground plane and microstrip PC board are used, the minimum slew rate for clean output switching is $1 \mathrm{~V} / \mu \mathrm{s}$.
In many applications, adding regenerative feedback will assist the input signal through the linear region, which will lower the minimum slew-rate requirement considerably. For example, with the addition of positive feedback components, $R_{f}=1 \mathrm{k} \Omega$ and $C_{f}=10 \mathrm{pF}$, the minimum slew-rate requirement can be reduced by a factor of four.

## Single/Dual, Ultra-Fast, ECL-Output Comparators with Latch Enable



Figure 2. Signal Processed at 100 MHz with Input Signal Level of $14 m V_{R M S}$

As high-speed receivers, the MAX9691/MAX9692/ MAX9693 are capable of processing signals in excess of 600 MHz . Figure 2 is a 100 MHz example with an input signal level of 14 mV RMS.
The timing diagram (Figure 3) illustrates the series of events that complete the compare function, under worst-case conditions. The top line of the diagram illus-
trates two latch-enable pulses. Each pulse is high for the compare function and low for the latch function. The first pulse demonstrates the compare function; part of the input action takes place during the compare mode. The second pulse demonstrates a compare function interval during which there is no change in the input.
The leading edge of the input signal (illustrated as a large-amplitude, small-overdrive pulse) switches the comparator after time interval $t_{p d}$. Output $Q$ and $\bar{Q}$ transistors are similar in timing. The input signal must occur at time ts before the latch falling edge, and must be maintained for time th after the edge to be acquired. After th, the output is no longer affected by the input status until the latch is again strobed. A minimum latch pulse width of $t_{p w(L E)}$ is needed for the strobe operation, and the output transitions occur after a time $\mathrm{t}_{\mathrm{LE}( \pm)}$.
The MAX9691/MAX9692/MAX9693 will not false trip (i.e., output invert) if one of the inputs is in the valid common-mode range while the other input is outside the common-mode range.


Figure 3. Timing Diagram

# Single/Dual, Ultra-Fast, ECL-Output Comparators with Latch Enable 

Definition of Terms
VOS
Input Offset Voltage. The voltage required between the input terminals to obtain OV differential at the output.
VIN Input Voltage Pulse Amplitude
VOD Input Voltage Overdrive
tpd+ Input to Output High Delay. The propagation delay measured from the time the input signal crosses the input offset voltage to the $50 \%$ point of an output low-to-high transition.
tpd- Input to Output Low Delay. The propagation delay measured from the time the input signal crosses the input offset voltage to the $50 \%$ point of an output high-to-low transition.
tLE(+) Latch-Enable to Output High Delay. The propagation delay measured from the $50 \%$ point of the latch-enable signal low-to-high transition to the $50 \%$ point of an output low-to-high transition.
tLE(-) Latch-Enable to Output Low Delay. The propagation delay measured from the $50 \%$ point of the latch-enable signal low-to-high transition to the $50 \%$ point of an output high-to-low transition.
tpw(LE) Latch-Enable Pulse Width. The minimum time the latch-enable signal must be high to acquire and hold an input signal.
ts Setup Time. The minimum time before the negative transition of the latch-enable pulse that an input signal must be present to be acquired and held at the outputs.
th Hold Time. The minimum time after the negative transition of the latch-enable signal that an input signal must remain unchanged to be acquired and held at the output.
$\Delta_{\mathrm{pd}} \quad$ Propagation Delay Skew. The difference in propagation delay between the Q and $\overline{\mathrm{Q}}$ outputs crossing each other in both directions.
PDSP Propagation Delay Dispersion. The change in propagation delay as a result of the overdrive of the input signal varying.
tpdm Propagation Delay Match (MAX9693 only). The difference in propagation delay between two separate channels.

Chip Information
MAX9691 TRANSISTOR COUNT: 106
MAX9692 TRANSISTOR COUNT: 106
MAX9693 TRANSISTOR COUNT: 207
_Ordering Information (continued)

| PART | TEMP <br> RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX9692EUB | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $10 \mu \mathrm{MAX}$ |
| MAX9692ESE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Narrow SO |
| MAX9692EPE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 PDIP |
| MAX9693ESE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Narrow SO |
| MAX9693EEE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 QSOP |
| MAX9693EPE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 PDIP |

## Single/Dual, Ultra-Fast, ECL-Output Comparators with Latch Enable

TOP VIEW



## Single/Dual, Ultra-Fast, ECL-Output Comparators with Latch Enable

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



## Single/Dual, Ultra-Fast, ECL-Output Comparators with Latch Enable

Package Information (continued)
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


[^0] implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.


[^0]:    Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are

